Omnix: an accelerator-centric OS architecture for omni-programmable systems

Rethinking the role of CPUs in modern computers

Mark Silberstein



Technion

May 2021 ICL




https://acsl.group






Beyond CMOS: total disruption!



From «IEEE rebooting computing»


Accelerated Computing Systems Lab

Stagnation of the current processing technology






Next generation is coming soon...






What to do until the next revolution?











Computer hardware: circa ~2021






Central Processing Units (CPUs) are no longer Central

GPU parallel



Storage I/O accelerator






Storage I/O accelerator




But XPUs create...







Systems La




Agenda

- The root cause of the programmability wall
- OmniX: accelerator-centric OS design
 - Principles
 - Examples
- Future-proof: OmniX and disaggregated systems



Example: image server


1. put: parse \rightarrow contrast-enhance \rightarrow store





Example: image server


1. put: parse \rightarrow contrast-enhance \rightarrow store 2. get: parse \rightarrow resize \rightarrow store \rightarrow marshal





Accelerating with XPUs


1. put: parse \rightarrow contrast-enhance \rightarrow store 2. get: parse \rightarrow resize \rightarrow store \rightarrow marshal






Accelerating with XPUs

1. put: parse → contrast-enhance → store





Closer look at get






OS services run on CPUs


	recv(req)	
parse req	<pre>read(file,img)</pre>	
		resize img
marshal resp	<pre>write(file,img)</pre>	
	send(resp)	SSD




Result: offloading overheads dominate



Result: offloading overheads dominate




THE problem: OS architecture is CPU - centric






THE problem *is general*: OS architecture is CPU - centric



Systems Lab




OmniX: accelerator-centric OS architecture





Execution in OmniX





Accelerator-centric OS architecture



Types of OS abstractions for accelerators

Accelerator-centric: on-accelerator services

Accelerator-friendly: *accelerator-aware* host OS changes

Data-centric: CPU-less inline near-data processing



Types of OS abstractions for accelerators

Accelerator-centric: *on-accelerator* services

- Networking: GPUnet, GPUrdma, Centaur, LYNX
- Files: GPUfs, ActivePointers

Accelerator-friendly: *accelerator-aware* host OS changes

• SPIN, GAIA – host-accelerator file sharing


Data-centric: CPU-less inline near-data processing

• NICA – Server acceleration on FPGA-based SmartNICs

ASPLOS13,TOCS14,OSDI14,TOCS15,ISCA16,SYSTOR16, ROSS16, ATC17,HotOS17,ATC19, ATC19-2, TOCS19, PACT19, ASPLOS20




On-GPU I/O services





GPUfs: File system library for GPUs


ASPLOS13: S., Keidar, Ford, Witchel





GPUnet: Network library for GPUs

OSDI14, S, Kim, Witchel




Accelerator in full control over its I/O

- I/O without «leaving» the GPU kernel
 - Data-driven access to huge DBs
 - Full-blown multi-tier GPU network servers
 - Multi-GPU Map/Reduce (no user CPU code)
- POSIX-like APIs with slightly modified semantics
- Transparency for the rest of the system
- Reduced code complexity
- Unleashed GPU performance potential




Example: face verification server

CPU client (unmodified) GPU server (GPUnet) memcached (unmodified)





Face verification: Different implementations



Throughput (KReq/sec)

Main design principles

- Micro-kernel design
 - RPC to File/Network services on the CPU
 - User-land abstraction implementation (libOSes)



- Micro-kernel design
 - RPC to File/Network services on the CPU
 - User-land abstraction implementation (libOSes)
- Single name space with the CPU OS
 - Same socket space, same file name space



- Micro-kernel design
 - RPC to File/Network services on the CPU
 - User-land abstraction implementation (libOSes)
- Single name space with the CPU OS
 - Same socket space, same file name space
- Extensive SW layer on the GPU
 - Handles massive API parallelism
 - Implements consistency model (FS)
 - Implements flow control (sockets)



- Micro-kernel design
 - RPC to File/Network services on the CPU
 - User-land abstraction implementation (libOSes)
- Single name space with the CPU OS
 - Same socket space, same file name space
- Extensive SW layer on the GPU
 - Handles massive API parallelism
 - Implements consistency model (FS)
 - Implements flow control (sockets)
- Seamless data path optimization
 - Eliminates CPU from data path
 - Exploits data locality



- Micro-kernel design
 - RPC to File/Network services on the CPU
 - User-land abstraction implementation (libOSes)
- Single name space with the CPU OS
 - Same socket space, same file name space
- Extensive SW layer on the GPU
 - Handles massive API parallelism
 - Implements consistency model (FS)
 - Implements flow control (sockets)
- Seamless data path optimization
 - Eliminates CPU from data path
 - Exploits data locality




Optimized I/O: no CPU in data path

- SSD/NIC may perform DMA directly into/from GPU memory without the CPU (P2P DMA)
- Why?
 - Lower latency

NIC

- Less buffering/complexity for thpt
- No CPU involvement





Optimized I/O: no CPU in data path

 SSD/NIC may perform DMA directly into/from GPU memory without the CPU (P2P DMA)


> Challenge: the OS is on the CPU! I/O device sharing, multiplexing, transport layer

Examples:

- GPU and CPU both need to access the network
- TCP on GPU?



GPUnet: offloading transport layer to the NIC (via RDMA)





Summary so far...

- Accelerator-centric OS services
 - Simplify code development
 - Enable transparent performance optimization
- But what if we cannot add code to an accelerator?
 - Accelerators are inefficient when running OS logic
 - Some systems use close-source accelerated libs



Summary so far...

- Accelerator-centric OS services
 - Simplify code development
 - Enable transparent performance optimization
- But what if we cannot add code to an accelerator?
 - Accelerators are inefficient when running OS logic
 - Some systems use close-source accelerated libs

Make host OS accelerator-aware



Storage: OS integration of P2P DMA between SSD and GPUs

SPIN: USENIX ATC17, partially adopted by NVIDIA

- Accelerator-aware modification to host FS API
- Allows using GPU memory buffers in read/write
 - Transparently selects page cache or P2P DMA
 - Maintains POSIX FS consistency
 - Integrates with OS prefetcher
 - Compatible with OS block layer (i.e., software RAID)
- Results:
 - 5.2GB/s from SSDs to GPU
 - 2-3x speedup in applications



Storage: Extending CPU page cache into GPU memory

GAIA: USENIX ATC19


- Accelerator-aware modification to host page cache to use GPU page faults
- Enables mmap for GPU
- Enables CPU-GPU file sharing
- May cache/prefetch file data in GPU memory
- Insights:
 - Slim GPU driver API for enabling host page cache integration
 - Page cache release consistency model for high performance
 - OS page cache and Linux kernel modifications for consistency support





Question: can we use strong consistency in the page cache?

- Current practice in NVIDIA Unified Virtual Memory
- Single owner semantics: the page migrates to the requesting processor

But GPU page is 64KB! False sharing inevitable (also in real applications)







Accelerated Computing Systems Lab

March 2021

Lazy Release Consistency to rescue

GPU management code on the CPU

int fd=open(«shared_file»); void* ptr=mmap(...,ON_GPU,fd); macquire(ptr); gpu_kernel<<<>>>(ptr); mrelease(ptr);

40% app improvement over strong consistency

- Transparent for legacy CPU processes
- Transparent for legacy GPU kernels




Summary so far...

- Accelerator-centric OS services
 - Simplify code development for accelerators
 - Enable transparent performance optimization
- Accelerator-aware host OS services
 - Optimize I/O for unmodified accelerators
 - Coordinate sharing with the host OS
- But can we *remove* host CPUs altogether?



CPU-less design: no CPU in control and data path



Lower latency (no CPU roundtrip) Better scalability (no CPU load) Lower costs (wimpy CPUs)



CPU's role

Do the setup Then leave






CPU-less systems

- GPUrdma [ROSS'16]
 - RDMA VERBs from GPUs
 - Achieves 2-3 usec latency and high throughput
- Centaur [PACT'19]
 - Multi-GPU UNIX sockets and data flow runtime
 - Multi-GPU scaling with zero CPU utilization
- NICA [ATC'19]
 - Inline server acceleration on FPGA-based SmartNICs
- LYNX [ASPLOS'20]
 - Accelerator-centric server architecture on SmartNICs




The case for CPU-less multi-GPU server design

Image Similarity Search



Accelerated Computing Systems Lab


Traditional design: CPU controls GPU invocation and data movements



Systems Lab

March 2021


Traditional design: CPU controls GPU invocation and data movements



6 GPUs




Lets add more CPU cores






12 CPU cores needed!





12 CPUs are not enough to scale! More GPUs 160 140 Wasted Linear 120 Scaling GPU (K req/sec) ⁰⁰ ⁸⁰ **Throughput** Potential (~2.5X) 40 20 0 5 6 7 8 9 10 13 12 14 15 з 16 #GPUS 12 CPUs Stagnated at 9 GPUs









The case for **CPU-less** multi-GPU server design

PACT 19



lerated Computing Systems Lab



CPU-less design: better scaling



March 2021


CPU-less systems

- GPUrdma [ROSS'16]
 - RDMA VERBs from GPUs
 - Achieves 2-3 usec latency and high throughput
- Centaur [PACT'19]
 - Multi-GPU UNIX sockets and data flow runtime
 - Multi-GPU scaling with zero CPU utilization
- NICA [ATC'19]
 - Inline server acceleration on FPGA-based SmartNICs
- LYNX [ASPLOS'20]

Accelerator-centric server architecture on SmartNICs



Traditional host-centric



Observation Most of the application-specific logic is on accelerator!



Lynx - Vision

Goal

Demonstrate and build a general accelerated-centric server.



Thin on-accelerator abstractions for serving network requests

Transport processing offloaded to the SmartNIC



•

Implementation

SmartNICs

- ARM-based (Bluefield)
- FPGA-based (Innova)



Accelerators

• NVIDIA GPU




Intel Visual Computer Accelerator – VCA





Inference server: Scalability with disaggregated GPUs



1 SmartNIC can support up to 100 accelerators performing neural net inference

Productized in Toga Networks [Huawei] as we speak



Summary so far..


- Accelerator-centric OS architecture is feasible today
- Advantageous for high performance, resource efficiency, code simplicity
- On-accelerator libraryOS approach with the CPU used for privileged operations

• But will it apply to future *disaggregated* systems?



Data Center Trends


- Hardware: Resource disaggregation
- High benefits in TCO and utilization





Data Center Trends


- Hardware: Resource disaggregation
- High benefits in TCO and utilization



But what about performance?




Not with the traditional server-centric design






Not with the traditional server-centric design



What's wrong with the server-centric design ?


- A centralized OS is a control/data bottleneck
- I/O devices and accelerators are slaves
- Application control and data planes are centralized





What's wrong with the server-centric design ?


- A centralized OS is a control/data bottleneck
- I/O devices and accelerators are slaves
- Application control and data planes are centralized



Needed disaggregation-native OS!

FractOS: decentralized disaggregation-native OS


Joint work with L Vilanova (Imperial), H. Haertig and his team (TU Dresden & Bakhausen)





FractOS: decentralized disaggregation-native OS


Joint work with L Vilanova (Imperial), H. Haertig and his team (TU Dresden & Bakhausen)





FractOS: decentralized disaggregation-native OS

Joint work with L Vilanova (Imperial), H. Haertig and his team (TU Dresden & Bakhausen)





FractOS vs. OmniX

- Avoid CPU in data/control path
- Devices as first-class citizens
- Direct interaction among devices
- Transparent data-path optimizations
- Decentralized capability management
- Decentralized task graph execution
- Unified software/hardware interfaces



OmniX

Summary

- Future omni-programmable systems face
 programmability wall
- Accelerator-centric OS architecture simplifies
 programming and improves performance
- It exposes OS abstractions on accelerators
- Tightly integrates new abstractions with the host OS

Same principles are useful for SGX [Eurosys17,USENIX ATC19] and disaggregated data centers [FractOS]

Code available @ https://github.com/acsl-technion







Thank you!



mark@ee.technion.ac.il https://marksilberstein.com

