FlexDriver: A Network Driver for Your Accelerator

HAGGAI ERAN,MAXIM FUDIM, GABI MALKA,GAL SHALOM,NOAM COHEN,AMIT HERMONY,DOTAN LEVI,LIRAN LISS,MARK SILBERSTEIN







Motivation: accelerators network access






Distributed accelerated computing Accelerator disaggregation


Packet processing acceleration

Motivation: distributed accelerated computing






Motivation: accelerator disaggregation




Motivation: packet processing acceleration




Efficient accelerator networking is important

Existing alternatives




Alternative 1: CPU-mediated design





High CPU usage Potential bottleneck

Alternative 2: accelerator-hosted design




StRoM: Smart Remote Memory, Sidler et al., EuroSys '20. *Corundum: An Open-Source 100 Gbps NIC,* Forencich et al., FCCM '20.





Alternative 3: bump-in-the-wire design






Microsoft Azure [NSDI'18]




NVIDIA Innova (1st gen.)



CPU usage vs. area vs. features



FlexDriver design




Accelerator




*	FlexDriver design	Memory constraints
2	Evaluation	Area & throughput
00	Use-cases	Utilizing offloads


Background: NIC transmit interface




Where to place rings and buffers?



Where to place rings and buffers?




Where to place rings and buffers?




Challenge: memory for NIC—device interface

See paper for details


Ring size determined for latency hiding and throughput. Multiple rings are needed for RDMA, QoS.



Solution: on-the-fly memory optimizations




Hardware transmit block diagram




FlexDriver dramatically improves scaling


★software ◆FLD




Software design




Evaluation






Evaluation: microbenchmark throughput



Large packets: FlexDriver reaches network and PCIe limits Small-packet: remaining optimizations

Evaluation: microbenchmark latency



Use-cases




Disaggregated accelerator using RDMA




Two packet processing accelerators using the NIC offloads

ZUC mobile cipher disaggregated accelerator








Single-core: 4× performance of the CPU. Near the performance model's maximum.

IP defragmentation inline accelerator





Better load balancing with hardware defragmentation.

IoT message authentication accelerator



25 Gbps @256B packets





■ Flow A ■ Flow B

With traffic shaping: flow A gets its fair share

Conclusion

